# eGPU - CPU bottleneck?

**URL:** https://community.frame.work/t/egpu-cpu-bottleneck/42482
**Category:** Framework Laptop 16
**Tags:** framework-laptop-16-amd-7040
**Created:** [December 22, 2023, 10:21pm UTC](https://community.frame.work/t/egpu-cpu-bottleneck/42482 "2023-12-22T22:21:55Z")
**Posts on this page:** 12
**Page:** 1

<div class="post-metadata">

### Author: ![K9201d](https://avatars.discourse-cdn.com/v4/letter/k/9de053/32.png) [@K9201d](https://community.frame.work/u/K9201d)
#### Post date: [December 22, 2023, 10:21pm UTC](https://community.frame.work/t/egpu-cpu-bottleneck/42482/1 "2023-12-22T22:21:55Z")

</div>

Im planning on buying the AMD Ryzen 7 7840HS version of the FW16. How badly would that bottleneck a RX 6950 XT. Assuming that Im either using an oculink or thunderbolt 4 as these are plans for the far future. And if the CPU is not strong enough will framework plan on selling stronger CPU’s?

---

<div class="post-metadata">

### Author: ![GhostLegion](https://sea1.discourse-cdn.com/flex001/user_avatar/community.frame.work/ghostlegion/32/3356_2.png) [@GhostLegion](https://community.frame.work/u/GhostLegion)
#### Post date: [December 22, 2023, 10:37pm UTC](https://community.frame.work/t/egpu-cpu-bottleneck/42482/2 "2023-12-22T22:37:20Z")

</div>

The bottleneck is likely going to be bandwidth not the CPU. I use an eGPU albeit with an Intel 1240P. The experience is adequate for what I play so I’m not that concerned. There are various tricks you can do to decrease the penalty but there is always a penalty.

I’d go oculink over TB4 if you can manage it.

---

<div class="post-metadata">

### Author: ![K9201d](https://avatars.discourse-cdn.com/v4/letter/k/9de053/32.png) [@K9201d](https://community.frame.work/u/K9201d)
#### Post date: [December 23, 2023, 7:08am UTC](https://community.frame.work/t/egpu-cpu-bottleneck/42482/3 "2023-12-23T07:08:03Z")

</div>

so the 7 7840HS is going to be able to keep up with the RX 6950 XT assuming I use oculink

---

<div class="post-metadata">

### Author: ![LaGrossePistache](https://avatars.discourse-cdn.com/v4/letter/l/e47c2d/32.png) [@LaGrossePistache](https://community.frame.work/u/LaGrossePistache)
#### Post date: [December 23, 2023, 9:37am UTC](https://community.frame.work/t/egpu-cpu-bottleneck/42482/4 "2023-12-23T09:37:22Z")

</div>

Your cpu should not be bottleneck. It’s a pretty decent cpu for gaming.

---

<div class="post-metadata">

### Author: ![Magic](https://sea1.discourse-cdn.com/flex001/user_avatar/community.frame.work/magic/32/23165_2.png) [@Magic](https://community.frame.work/u/Magic)
#### Post date: [December 23, 2023, 11:31am UTC](https://community.frame.work/t/egpu-cpu-bottleneck/42482/5 "2023-12-23T11:31:55Z")

</div>

Good luck on using Thunderbolt 4. 😉

---

<div class="post-metadata">

### Author: ![FlyingTypeTrainer](https://avatars.discourse-cdn.com/v4/letter/f/cc9497/32.png) [@FlyingTypeTrainer](https://community.frame.work/u/FlyingTypeTrainer)
#### Post date: [December 23, 2023, 1:08pm UTC](https://community.frame.work/t/egpu-cpu-bottleneck/42482/6 "2023-12-23T13:08:20Z")

</div>

The eGPU enclosure is the most likely thing to be a bottleneck. Unless you are doing some home made method most of the commercially available enclosures only support transfer speeds equivalent to four Gen 3 PCIE lanes, so about a 4GB/s transfer rate.

Keep in mind the expansion bay with the 7700S has eight Gen 4 PCIE lanes which is rated for about 16GB/s, so four times the bandwidth.

---

<div class="post-metadata">

### Author: ![K9201d](https://avatars.discourse-cdn.com/v4/letter/k/9de053/32.png) [@K9201d](https://community.frame.work/u/K9201d)
#### Post date: [December 24, 2023, 5:37am UTC](https://community.frame.work/t/egpu-cpu-bottleneck/42482/7 "2023-12-24T05:37:49Z")

</div>

wait so even if framework makes a oculink expansion bay, it will be capped at 16GB/s ? Please excuse my ignorance when it comes to this. Is 16GB/s enough for high proformance cards like the RX 6950 XT? Is does that card draw over that amount?

---

<div class="post-metadata">

### Author: ![FlyingTypeTrainer](https://avatars.discourse-cdn.com/v4/letter/f/cc9497/32.png) [@FlyingTypeTrainer](https://community.frame.work/u/FlyingTypeTrainer)
#### Post date: [December 24, 2023, 6:28am UTC](https://community.frame.work/t/egpu-cpu-bottleneck/42482/8 "2023-12-24T06:28:20Z")

</div>

> [@K9201d](#):
>
> wait so even if framework makes a oculink expansion bay, it will be capped at 16GB/s ? Please excuse my ignorance when it comes to this. Is 16GB/s enough for high proformance cards like the RX 6950 XT? Is does that card draw over that amount?

I am not the most familiar with occulink but from what I am finding it looks like the most common way that it is being implemented for things like eGPUs is to use an m.2 slot for the PCIE connection since m.2 slots have 4 PCIE lanes running to them. It won’t scale 100% perfectly, but from [this article](https://www.techspot.com/review/2104-pcie4-vs-pcie3-gpu-performance/) that examines the performance of an RTX 3080 in PCIE 4.0 X16, PCIE 3.0 X16(Equivalent bandwidth to PCIE 4.0 X8 like the expansion bay connection) and PCIE 3.0 X8(Equivalent bandwidth to PCIE 4.0 X4 like a PCIE 4.0 m.2 slot) you can see that you are going to lag behind with occulink if it is running on 4 PCiE lanes but it shouldn’t be too bad. If we get an expansion bay which utilizes all 8 lanes it should be just a bit behind a full X16 connection. Tested with a much weaker GPU, the [RX 5500 XT](https://www.techspot.com/review/2396-pcie-bandwidth-test/) you can see that things like a traditional eGPU with PCIE 3.0 X4 starts to fall far behind.

---

<div class="post-metadata">

### Author: ![K9201d](https://avatars.discourse-cdn.com/v4/letter/k/9de053/32.png) [@K9201d](https://community.frame.work/u/K9201d)
#### Post date: [December 24, 2023, 10:31pm UTC](https://community.frame.work/t/egpu-cpu-bottleneck/42482/9 "2023-12-24T22:31:56Z")

</div>

Nice! I really appreciate you going out of your way to help me better understand what all this meant. I do really hope that it will be able to utilize all 8 lanes. That is a defining factor for me purchasing a framework.

---

<div class="post-metadata">

### Author: ![Christian\_Elsner](https://sea1.discourse-cdn.com/flex001/user_avatar/community.frame.work/christian_elsner/32/24352_2.png) [@Christian\_Elsner](https://community.frame.work/u/Christian_Elsner)
#### Post date: [December 24, 2023, 10:57pm UTC](https://community.frame.work/t/egpu-cpu-bottleneck/42482/10 "2023-12-24T22:57:23Z")

</div>

Josh is working on an 8i interface, so that would be 8 lanes.

> [@OcuLink Expansion Bay Module](http://community.frame.work/t/oculink-expansion-bay-module/31898/49):
>
> PCBs ordered for an OcuLink 8i and DP in expansion bay module. The prototypes should be done in a few weeks.

---

<div class="post-metadata">

### Author: ![K9201d](https://avatars.discourse-cdn.com/v4/letter/k/9de053/32.png) [@K9201d](https://community.frame.work/u/K9201d)
#### Post date: [December 25, 2023, 11:59am UTC](https://community.frame.work/t/egpu-cpu-bottleneck/42482/11 "2023-12-25T11:59:10Z")

</div>

Then framework indeed would be a product for me 😃 Also is josh like one of the people on the framework team? CEO? thirdparty? I would like to follow up on this.

---

<div class="post-metadata">

### Author: ![MJ1](https://sea1.discourse-cdn.com/flex001/user_avatar/community.frame.work/mj1/32/15519_2.png) [@MJ1](https://community.frame.work/u/MJ1)
#### Post date: [December 25, 2023, 12:13pm UTC](https://community.frame.work/t/egpu-cpu-bottleneck/42482/12 "2023-12-25T12:13:38Z")

</div>

> [@K9201d](#):
>
> Then framework indeed would be a product for me 😃 Also is josh like one of the people on the framework team? CEO? thirdparty? I would like to follow up on this.

Josh is a 3rd-party.

[Framework Founder / CEO is Nirav Patel](https://frame.work/about). His username is “nrp”.
