Although DDR5 has some internal ECC error correcting, there is a gap in the error detection on the path between the DDR5 chip and the CPU. The CPU also has ECC error correcting internally on their cache lines. It seems a shame that it is not ECC error correcting / detecting end-to-end.